http://billauer.co.il/blog/2017/04/io-timing-quartus-calculation/ Anything I found worthy to write down. Sun, 29 Nov 2020 17:07:56 +0000 hourly 1 http://wordpress.org/?v=3.1.2 http://billauer.co.il/blog/2017/04/io-timing-quartus-calculation/comment-page-1/#comment-1452 Ross Mon, 28 Oct 2019 22:26:54 +0000 http://billauer.co.il/blog/?p=5188#comment-1452 One thing I can't understand is why the uTsu in Data Required Path of set_input_delay -max is 0? Does this mean the setup time in FPGA can be zero? One thing I can’t understand is why the uTsu in Data Required Path of set_input_delay -max is 0? Does this mean the setup time in FPGA can be zero?

]]> http://billauer.co.il/blog/2017/04/io-timing-quartus-calculation/comment-page-1/#comment-1388 eli Thu, 13 Dec 2018 07:43:28 +0000 http://billauer.co.il/blog/?p=5188#comment-1388 This example just lists the timing report related to some constraint, in order to demonstrate how they relate to each other. With a virtual clock, it's a different story. This example just lists the timing report related to some constraint, in order to demonstrate how they relate to each other. With a virtual clock, it’s a different story.

]]> http://billauer.co.il/blog/2017/04/io-timing-quartus-calculation/comment-page-1/#comment-1385 Kelly Lindseth Thu, 13 Dec 2018 05:40:06 +0000 http://billauer.co.il/blog/?p=5188#comment-1385 How does this example compare with adding a virtual clock and specifying that clock in your constraints? Altera really pushes you to do this, but I have trouble getting such constraints to pass. As soon as I make max and min values different, they fail. How does this example compare with adding a virtual clock and specifying that clock in your constraints? Altera really pushes you to do this, but I have trouble getting such constraints to pass. As soon as I make max and min values different, they fail.

]]>